Senior/Lead ASIC Engineer

Bengaluru
Hyderabad
Full-Time
Mid-Level: 4 to 10 years
Posted on Sep 24 2024

About the Job

Skills

ASIC Design
ethernet
RTL coding
RTL Synthesis
Timing Closure
lint
cdc
spyglass

Company Overview

Proxelera’s unmatched expertise in VLSI design is expanding into new frontiers in the international market. Our business operations are making an entry into the Israeli market aggressively, heralding a new milestone. Proxelera’s presence in one of the most technologically advanced countries in the world stands as a testimony to our technical prowess in the VLSI and semiconductor industry. The company headquarters is located in Bangalore, and we have 51-200 employees. Visit our website for more information.


Job Overview

We are looking for a Senior Lead ASIC Engineer to join our team at Proxelera. This is a full-time, mid-level position based in Bengaluru, Hyderabad. The candidate must have a minimum of 4 years of relevant work experience in ASIC design and related fields.


Qualifications and Skills

  • Strong experience in ASIC Design (Mandatory skill).
  • Proficiency in ethernet protocols (Mandatory skill).
  • Advanced skills in RTL coding (Mandatory skill).
  • Experience and knowledge of RTL Synthesis techniques and optimization.
  • Expertise in Timing Closure, with a strong ability to analyze timing reports and issue resolution.
  • Proficiency in lint checking, with experience in handling complex designs.
  • Experience with Clock Domain Crossing (cdc) methodologies.
  • Familiarity with spyglass for design rule checking and optimization.


Roles and Responsibilities

  • Lead the design and development of ASIC components, ensuring they meet performance and quality standards.
  • Collaborate with cross-functional teams to define and implement designs that align with project specifications.
  • Perform RTL coding, synthesis, and design optimization to achieve desired design goals.
  • Address timing closure issues and optimize design for performance and power.
  • Conduct lint checks and ensure the integrity and consistency of design.
  • Implement and validate Clock Domain Crossing (cdc) procedures.
  • Utilize spyglass and other tools for rule checking and design validation.
  • Act as a mentor to junior engineers and provide guidance as required.

About the company

Proxelera’s unmatched expertise in VLSI design is expanding into new frontiers in the international market. Our business operations are making an entry into the Israeli market aggressively, heralding a new milestone. In this regard, we have signed up with the Israeli company, TechLink Global Ltd, based out of Tel Aviv. TechLink, headed by its president Mr Motty Houli, will be our representative i ...Show More

Industry

Semiconductors

Company Size

51-200 Employees

Headquarter

BANGALORE

Other open jobs from Proxelera